IBM just packed 100 billion transistors into a chip smaller than thought possible just a few years ago


  • IBM pushes transistor density below the dreaded nanometer barrier
  • NanoStack abandons flat die layouts in favor of vertical stacking of transistors
  • Prototype delivered 50% more performance during IBM lab testing

IBM has unveiled what it describes as the world’s first sub-1nm chip technology, carrying nearly 100 billion transistors on an area the size of a fingernail.

This advancement centers around a new 3D NanoStack architecture that takes transistor scaling to the 0.7 nm or 7 angstrom era.

Leave a Comment

Your email address will not be published. Required fields are marked *

Scroll to Top